View of Design of Energy Efficient 3GPP Turbo Encoder v5.0 Using High Range IO Standard Using Ultra Scale FPGA

Return to Article Details Design of Energy Efficient 3GPP Turbo Encoder v5.0 Using High Range IO Standard Using Ultra Scale FPGA Download Download PDF